Vhunt4u is seeking a candidate for a role focused on ASIC Physical Design and Routing (PnR) pertaining to cutting-edge node technologies (3nm to 10nm). Responsibilities include developing methodologies using Perl/TCL, solving critical design problems, and providing mentorship to junior engineers. The ideal candidate will have experience in ASIC PnR implementation from RTL to GDSII, along with hands-on expertise with tools like Cadence Innovus. Excellent communication skills are essential for collaborating with global teams.
#J-18808-Ljbffr