A leading technology company in Singapore is seeking an experienced RTL Designer to develop and verify synthesizable RTL for custom IP. Responsibilities include integrating diagnostic IP, collaborating with cross-functional teams, and ensuring thorough verification. The ideal candidate will possess a degree in Electrical or Computer Engineering, with 5-7 years of relevant experience and a strong background in RTL design using Verilog/SystemVerilog. This role offers the opportunity to work in a dynamic environment focused on innovative technology.
#J-18808-Ljbffr