ByteDance in Singapore is seeking a skilled engineer to lead the analog design of complex IPs for SoCs in their Server Silicon Design and Application Team. The ideal candidate holds an MS or PhD in Electrical Engineering and has at least 5 years of relevant experience. Responsibilities encompass ensuring the best design solutions and overseeing the process from definition to production. Candidates familiar with Cadence design tools and IP design elements such as PLLs and amplifiers are preferred.
#J-18808-Ljbffr