Position Overview
Senior Analog & Mixed Signal Verification Engineer
Responsibilities will include:
Perform verification simulations and generate design documentation for ASIC development projects Design suitable test benches in both Virtuoso Analog Design Environment or VHDL as necessary Present results to the ASIC project team to feedback block performance Flag any performance issues early in the design cycle Generate verification reports and design documents for all key blocks Lead/participate in peer design reviews Generate ASIC operation manual The role may also include definition and design for some sections of the ASIC, predominantly digital functionality with Virtuoso Digital Implementation (VDI) and RTL. Contribute to any continuous improvement initiatives Essential Skills and Experience: A good degree (BEng/MEng) in Electronic/Electrical Engineering Minimum 3-4 years in releva...